Infineon Technologies AG in Villach is seeking a Senior Staff Engineer Verification to lead comprehensive verification strategies for Mixed-Signal designs. The ideal candidate will have over 6 years of Digital Verification experience and expert knowledge in SystemVerilog and UVM.
You will work collaboratively with engineering teams, and guide junior engineers while enhancing verification methodologies. This role is critical in ensuring quality standards in technology development.
#J-18808-Ljbffr