The master thesis topic is the identification, understanding and modelling of the phenomena of capacitive relaxation in semiconductor devices. You will develop the whole chain to build proper test-structures for characterization to the model building under the guidance of an experienced Engineer.
Task splitting:
• Literature study and understanding of effect
• Test-structure development and fabrication
• Setting up the measurement technique
• Extraction of the effect and model building
#J-18808-Ljbffr