Senior Staff Engineer Physical Design (f/m/div)
#WeAreIn for jobs that impact everyone's life. Join the thinkers, builders, and problem-solvers behind tomorrow’s technology. As a Senior Staff Physical Design Engineer on our Research & Development team, you'll have the opportunity to merge creativity with your technical expertise by shaping the future of technology, driving groundbreaking projects, and bringing new ideas to life.
We are seeking a talented and experienced Senior Staff Physical Design Engineer to join our System-on-Chip (SoC) team in Graz. In this role, you will be responsible for various aspects of physical design, from IP integration to power routing and layout verification. The ideal candidate will have a strong background in SoC design and a passion for creating cutting-edge semiconductor solutions.
Key responsibilities
* IP Integration and Optimization: Integrate IPs in SoC Toplevel designs; guide IP teams for improvements and optimizations.
* Power Management: Develop concepts and implement Power Routing strategies; ensure efficient power distribution across the SoC, including low power and multi voltage design with UPF.
* EMIR Analysis: Define, set up, and execute Electromagnetic Interference and Reliability (EMIR) analysis; propose and implement measures to address EMIR issues.
* Floor Planning: Participate in the floor planning process to optimize chip area and performance; pad placement under consideration of ESD and latch‑up rules.
* Custom Routing: Lead full custom routing efforts for sideband signals; ensure signal integrity and optimal performance.
* Layout Analysis: Perform layout extraction and analysis; identify and address issues such as coupling and crosstalk.
* Verification: Conduct Layout vs. Schematic (LVS), Design Rule Check (DRC), and Electrical Rule Check (ERC); provide feedback to physical design and IP teams based on verification results.
Qualifications and skills
* Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or related field.
* 5+ years of experience in physical design for SoCs.
* Proficiency in industry-standard EDA tools for physical design and verification.
* Strong understanding of semiconductor manufacturing processes and design rules.
* Experience with power routing and EMIR analysis.
* Excellent problem‑solving and analytical skills.
* Strong communication skills and ability to work in a collaborative team environment.
This position is subject to the collective agreement for workers and employees in the electrical and electronics industry, at least employment group H (https://www.feei.at/leistungen/informations-service/mindestlohne-und-gehalter). The monthly salary is paid 14 times p.a. A higher payment is negotiable depending on your expertise and skills. Infineon offers additional employee benefits.
Contact:
Lisa-Marie Linder-Goritschnig, LinkedIn
#WeAreIn for driving decarbonization and digitalization.
As a global leader in semiconductor solutions in power systems and IoT, Infineon enables game‑changing solutions for green and efficient energy, clean and safe mobility, and smart and secure IoT.
We are on a journey to create the best Infineon for everyone. We embrace diversity and inclusion and welcome everyone for who they are. We base our recruiting decisions on the applicant's experience and skills. Learn more about our various contact channels.
We look forward to receiving your resume, even if you do not entirely meet all the requirements of the job posting.
#J-18808-Ljbffr